Learn VHDL and FPGA Development

Learn VHDL and FPGA Development

Learn how to create a VHDL design that can be simulated and implemented on a Xilinx or Altera FPGA development board.

2019 08，19 个章节 • 91 个讲座 • 总时长 13 小时 21 分钟

https://www.udemy.com/course/vhdl-and-fpga-development-for-beginners-and-intermediates/

要求

Purchase a BASYS 3 or BASYS 2 FPGA Development Board

Download Xilinx ISE webpack if your using the BASYS 2, but we will cover that in this course!

Download Vivado if your using the BASYS 3 board, we will cover this in the course!

Basic understanding of Binary Notation

Basic understanding of Hexadecimal Notation

Basic understanding of Logic Gates

说明

This course supports both the Xilinx and Altera FPGA development boards.



VHDL and FPGA Development for Beginners and Intermediates is a course that is designed to teach students how to create and successfully simulate their VHDL design. We will also be implementing these designs on a Xilinx BASYS 3 or BASYS 2 FPGA development board so that the students can see their designs actually running. This course starts from beginning to end in teaching the user how to turn their digital logic design into VHDL designs that can be simulated in ModelSim or ISim and then implemented on an FPGA development board. This course also covers how to use Altera's tools so students are not limited to Xilinx development boards.



Course Structure:



This course contains over 20 lectures that will teach students the syntax and structure of VHDL. The student will be able to understand the syntax and use of specific VHDL keywords by taking this course. There are lectures included in each lab to give a background on the digital logic circuit the student will be implementing.



This course contains 7 labs that are designed so that the student will learn how to develop VHDL code. For each lab I will give the student a set of VHDL files that they will have to modify or change in order to get the project to simulate correctly in ModelSim and so they can implement the design on their FPGA board. These labs are design to help the students learn VHDL by actually coding it themselves.



Please message me before you sign up for this course!



此课程面向哪些人：

Engineering Students

Engineering Managers

Digital Logic Enthusists

Individuals pursuing Electrical Engineering

Anyone who wants to take it for fun!